Verilog® Quickstart

Name: Verilog® Quickstart
Author: James M. Lee

Specificaties

Paperback, 306 blz. | Engels

Springer US | 0e druk, 2013

ISBN13: 9781461378013

Rubricering

Springer US 0e druk, 2013 9781461378013

60,99

In winkelwagen

Verwachte levertijd ongeveer 8 werkdagen

Samenvatting

Welcome to the world of Verilog! Once you read this book, you will join the ranks of the many successful engineers who use Verilog. I have been using Verilog since 1986 and teaching Verilog since 1987. I have seen many different Verilog courses and many approaches to learning Verilog. This book generally follows the outline of the Verilog class that I teach at the University of California, Santa Cruz, Extension. This book does not take a "cookie-cutter" approach to learning Verilog, nor is it a completely theoretical book. Instead, what we will do is go through some of the formal Verilog syntax and definitions, and then show practical uses. Once we cover most of the constructs of the language, we will look at how style affects the constructs you choose while modeling your design. This is not a complete and exhaustive reference on Verilog. If you want a Verilog reference, I suggest one of the Open Verilog International (OVI) reference manuals.

Specificaties

ISBN13:9781461378013

Taal:Engels

Bindwijze:paperback

Aantal pagina's:306

Uitgever:Springer US

Druk:0

Inhoudsopgave

1 Introduction.- Framing Verilog Concepts.- Where To Get More Information.- 2 Introduction to the Verilog Language.- Identifiers.- White Space.- Comments.- Numbers.- Text Macros.- Modules.- Semicolons.- Value Set.- Strengths.- Numbers, Values, and Unknowns.- 3 Structural Modeling.- Primitives.- Ports.- Instances.- Hierarchy.- Hierarchical Names.- 4 Behavioral Modeling.- Starting Places for Places for Blocks of Behavioral Code.- System Tasks for Printing Out Results.- Data Objects in Verilog.- Procedural Assignments.- Ports and Registers.- 5 Operators.- Binary Operators.- Unary Operators.- Reduction Operators.- Ternary Operator.- Equality Operators.- Concatenations.- Logical versus Bit-wise Operations.- Operations That Are Not Legal on Reals.- Working with Strings.- Combining Operators.- Sizing Expressions.- 6 Working with Behavioral Modeling.- Continuous Assignment.- Event Control.- The if Statement.- The case Statement.- Loops.- Procedural Continuous Assignments.- tasks.- functions.- A Reminder about Ports and Registers.- Modeling with inout Ports.- Named Blocks.- The disable Statement.- When is a Simulation Done.- 7 User-Defined Primitives.- Combinatorial UDPs.- Sequential UDPs.- UDP Instances.- The Final Details.- 8 Parameterized Modules.- n-Bit Mux.- n-Bit Adder.- n By m Mux.- n By m Ram.- Using Parameterized Modules.- 9 State Machines.- State Machine Types.- State Machine Modeling Style.- State Encoding Methods.- Default Conditions.- Implicit State Machines.- Registered and Unregistered Outputs.- Factors in Choosing a State Machine Modeling Style.- 10 Modeling Tips.- Modeling Combinatorial Logic.- Modeling Sequential Logic.- Modeling Asynchronous Circuits.- Special-Purpose Models.- Multiplier Examples.- A Proven, Successful Approach to Modeling.- 11 Modeling StyleTrade-Offs.- Forces That Influence Modeling Style.- Learning From Other People’ s Mistakes.- When To Use UDPs.- 12 Test Benches and Test Management.- to Testing.- Response-Driven Stimulus.- Test Benches for Inouts.- Loading Files into Verilog Memories.- Test Benches with No Test Vectors.- Using a Script To Run Test Cases.- Modeling BIST.- The Surround and Capture Method.- 13 Common Errors.- Mismatched Ports.- Missing or Incorrect Declarations.- Improper Use of Procedural Continuous Assignments.- Missing initial or always Blocks.- Zero-Delay always Loops.- initial Instead of always.- Missing Initialization.- Overly Complex Code.- Unintended Storage.- Timing Errors.- 14 Debugging A Design.- Overview of Functional Debugging.- Universal Techniques.- Using Waveforms.- Interactive Debugging.- Catching Problems Later in a Simulation.- Isolating Differences in Models.- Summary of Debugging.- Appendix A Gate Level Details.- Primitive Descriptions.- Logic Gates.- AND.- NAND.- OR.- NOR.- XOR.- XNOR.- Buffers.- BUF.- NOT.- BUFIFO.- BUHF1.- NOTIF0.- NOTIF1.- PULLDOWN.- PULLUP.- Switches.- NMOS and RNMOS.- PMOS and RPMOS.- CMOS and RCMOS.- TRAN and RTRAN.- TRANIFO and RTRANIFO.- TRANIF1 and RTRANIF1.- Instance Details.- Delays.- Delay Units.- Printing Out Time and the Timescale.- Strengths.- Strength reduction of switch primitives.- Appendix B Example Summary.

Uw winkelwagen

Verilog® Quickstart

Samenvatting

Specificaties

Inhoudsopgave

Rubrieken

Personen

Trefwoorden