, ,

Transactions on High-Performance Embedded Architectures and Compilers V

Specificaties
Paperback, blz. | Engels
Springer Berlin Heidelberg | e druk, 2019
ISBN13: 9783662588338
Rubricering
Springer Berlin Heidelberg e druk, 2019 9783662588338
Onderdeel van serie Lecture Notes in Computer Science
Verwachte levertijd ongeveer 9 werkdagen

Samenvatting

Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer  architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems.
This 5th issue  contains extended versions of papers by the best paper award candidates of IC-SAMOS 2009 and the SAMOS 2009 Workshop, colocated events of the 9th International Symposium on Systems, Architectures, Modeling and Simulation, SAMOS 2009, held in Samos, Greece, in 2009. The 7 papers included in this volume were carefully reviewed and selected. The papers cover research on embedded processor hardware/software design and integration and present challenging research trends.

Specificaties

ISBN13:9783662588338
Taal:Engels
Bindwijze:paperback
Uitgever:Springer Berlin Heidelberg

Inhoudsopgave

<p></p><p>Efficient Mapping of Streaming Applications for Image Processing on Graphics Cards.-Programmable and Scalable Architecture for Graphics Processing Units.- Circular Buffers with Multiple Overlapping Windows for Cyclic Task Graphs.- A Hardware-Accelerated Estimation-Based&nbsp;Power Profiling Unit. - Enabling Early Power-Aware Embedded Software Design and On-Chip Power Management.- The Abstract Streaming Machine: Compile-Time Performance Modelling of Stream Programs on&nbsp;Heterogeneous Multiprocessors.- Prototyping a Configurable Cache/Scratchpad Memory with Virtualized User-Level RDMA Capability.-&nbsp;A Dynamic Reconfigurable Super-VLIW Architecture for a Fault Tolerant Nanoscale Design.</p><br><p></p>

Rubrieken

Populaire producten

    Personen

      Trefwoorden

        Transactions on High-Performance Embedded Architectures and Compilers V